LV Panel

Capacitor Bank Sizing and Detuned Reactor Selection

Sizing power factor correction equipment for LV installations.

Capacitor Bank Sizing and Detuned Reactor Selection

This guide covers capacitor bank sizing calculations, detuning factor selection (5.67%, 7%, 14%), step configuration (equal vs binary weighting), thermal considerations, and harmonic analysis for determining the optimal PFC configuration.

Need help applying this to your project?

Our engineering team can help you implement these concepts in your panel design. Contact Patrion for a consultation.

Get a Quote

Frequently Asked Questions

How do you calculate the kvar rating for a low-voltage capacitor bank?

Start from the measured real power demand (kW) and the target power factor. The standard sizing formula is: kvar = kW × (tan φ1 − tan φ2), where φ1 is the present angle and φ2 is the desired angle. In LV installations, this calculation should be based on actual load profiles, not only nameplate motor data, because harmonics, transformer losses, and lightly loaded periods change the required compensation. IEC 60831-1 and IEC 60831-2 govern shunt power capacitors for AC systems up to 1,000 V, including test and performance requirements. For practical panel design, many engineers oversize slightly to account for network growth, but excessive kvar can cause leading power factor and overvoltage. If the installation includes VFDs, UPSs, or significant distortion, use detuned or filtered compensation rather than plain capacitors to avoid resonance and overload of the capacitor stages.

When should a detuned reactor be used with a capacitor bank?

A detuned reactor is used when the LV network contains harmonics from non-linear loads such as VFDs, rectifiers, UPS systems, welding equipment, or LED drivers. Its purpose is to shift the capacitor-reactor branch resonance below the lowest dominant harmonic, typically using 5.67%, 7%, or 14% detuning depending on the network. In practice, 7% detuning is very common because it blocks the 5th harmonic resonance risk while preserving useful kvar output. IEC 61642 provides guidance for industrial AC networks affected by harmonics, while IEC 61000-3-6 and IEC 61000-2-4 are relevant when assessing harmonic compatibility and planning. A detuned bank is strongly preferred when the short-circuit power is low, the transformer is lightly loaded, or the harmonic distortion is unknown. Without a reactor, capacitors can attract harmonic currents and fail prematurely, overheat contactors, or trip protective devices.

How do you select the reactor tuning percentage for an LV capacitor bank?

Select tuning by matching the reactor to the harmonic spectrum and the network impedance. The most common choice is 7% tuning, which produces a series resonant frequency near 189 Hz on a 50 Hz system and reduces the risk of resonance with the 5th harmonic. For networks with stronger 3rd harmonic or unusual distortion, 14% tuning may be used, but the kvar delivered by the capacitor stage is reduced further. The reactor must be rated for continuous current above the capacitor’s fundamental current plus harmonic current, and for the expected temperature rise in the enclosure. In IEC-based panel designs, the reactor selection also needs to respect insulation class, terminal temperature limits, and ventilation. If harmonic measurements are available, use them to verify that the tuned branch impedance stays safely below the system’s parallel resonance point. If measurements are not available, conservative 7% detuning is often the safest default in industrial plants.

What is the difference between installed kvar and effective kvar in a detuned capacitor bank?

Installed kvar is the nameplate capacitor rating, while effective kvar is the actual reactive power delivered to the network after the series reactor is added. Because the reactor introduces inductive reactance, the bank’s net output is lower than the capacitor’s nominal value. For example, a 100 kvar capacitor stage with 7% detuning may deliver only about 93 kvar to the system at fundamental frequency, depending on design tolerances and operating voltage. This is why panel schedules must distinguish capacitor rating from system compensation rating. IEC 60831 performance data applies to the capacitor element, but the assembled stage must be evaluated as a complete branch with the reactor, contactor, discharge resistors, and protection device. When specifying Schneider Electric or ABB components, check the manufacturer’s correction tables rather than assuming nominal kvar equals delivered kvar. Misunderstanding this point can lead to under-compensation and persistent utility penalties.

How do automatic capacitor bank controllers decide when to switch steps?

Automatic controllers measure network variables such as voltage, current, power factor, and sometimes harmonic distortion, then switch capacitor stages to maintain the target cos φ. In modern LV assemblies, microprocessor controllers from manufacturers like Lovato, CIRCUTOR, Socomec, or Schneider Electric typically use a setpoint with switching delay, reconnection time, and step priority logic to prevent hunting. The controller should be matched to the step size and the load variability: too-large steps cause overshoot, while too-small steps increase switching frequency. For detuned banks, the controller must coordinate with capacitor duty contactors and discharge time because reactors and capacitors retain energy after disconnection. IEC 61439-1 and IEC 61439-2 are relevant for the assembled panel, especially because thermal behavior, clearances, and wiring must support repeated switching. In harmonic environments, some controllers can block steps during high THD or compensate using stage rotation strategies to reduce wear.

What protection devices are required for each capacitor bank stage?

Each capacitor stage should have short-circuit and overcurrent protection sized for the capacitor inrush and steady-state current, plus thermal protection where required by the panel design. Common solutions include gG/gL fuses, NH fuse-switch combinations, or molded case circuit breakers selected according to the manufacturer’s capacitor data. The protection device must tolerate high inrush current on energization, which can be severe in capacitor banks, especially with low-impedance systems. Capacitor duty contactors with pre-insertion resistors or damping contacts are often used to reduce switching stress. IEC 60831 specifies capacitor tolerances and discharge requirements, while IEC 61439 requires the assembly designer to verify short-circuit withstand, temperature rise, and internal separation. In harmonic installations, reactors reduce capacitor current stress, but protection still must be coordinated for fault conditions and overheating. Always check the component manufacturer’s coordination tables rather than relying on generic fuse curves alone.

How do harmonics affect capacitor bank life and sizing margins?

Harmonics increase RMS current through the capacitor and reactor, raising internal heating and dielectric stress. Even when the fundamental kvar looks correct, harmonic current can cause the capacitor to exceed its rated current, shorten service life, and trigger nuisance tripping. For that reason, LV capacitor banks in plants with variable speed drives or UPS systems are often sized with detuning reactors and current margins, not just kvar margins. A common design approach is to choose capacitors with at least 1.3 times the fundamental reactive current capability when distortion is expected, then verify the branch current under worst-case load. IEC 61000-2-4 helps define compatibility levels in industrial environments, and IEC 61642 addresses power factor correction equipment under harmonic conditions. Temperature is critical: each 10 °C rise can significantly reduce capacitor life, so panel ventilation, spacing, and ambient derating matter as much as electrical sizing. Harmonic surveys are the best basis for final selection.

What enclosure and thermal design checks are needed for an IEC 61439 capacitor bank panel?

For an IEC 61439 assembly, the capacitor bank panel must be verified for temperature rise, clearances, creepage, short-circuit withstand, and form of internal separation. Capacitors and detuned reactors generate heat continuously, so enclosure IP rating alone is not enough; the internal ventilation path, fan sizing, and component spacing must be checked against the expected losses. Reactors should usually be mounted to preserve airflow and reduce heat transfer to capacitors and control electronics. Control wiring, power cables, and terminal blocks must be selected for the hottest internal zone. IEC 61439-1 requires the assembly designer to ensure design verification, while IEC 61439-2 applies to power switchgear and controlgear assemblies. In practical terms, that means documenting the thermal calculation, component derating, wiring cross-sections, and protective device coordination. A well-designed capacitor bank panel also includes a discharge circuit so residual voltage falls to a safe level before access, consistent with capacitor safety requirements.